



Text Viewer

Courier New

12





United States Patent [39]

Harshfield

[11] Patent Number: 5,818,749

[45] Date of Patent: Oct. 6, 1998

[54] INTEGRATED CIRCUIT MEMORY DEVICE

[75] Inventor: Steven T. Harshfield, Emmaus, PA

[73] Assignee: Micron Technology, Inc., Boise, ID

[11] Appl. No.: 884,844

[22] Filed: Feb. 24, 1997

Related U.S. Applications Data

[63] Continuation-in-part of Ser. No. 940,647, Dec. 1, 1994, Pat. No. 5,646,879, which is a continuation of Ser. No. 110,526, Aug. 27, 1994, Pat. No. 5,379,292.

[51] Int. Cl.⁷ G11C 17/06

[52] U.S. Cl. 365/103; 365/96; 365/179; 365/225.7

[56] Field of Search 365/103, 56, 179; 365/225.7; 257/525, 530

References Cited

U.S. PATENT DOCUMENTS

4,398,386 10/30/81 Romen et al. 365/103
5,157,661 10/19/92 Oshinsky et al. 365/1035,286,714 3/19/94 Oshinsky et al. 365/103
5,335,218 8/18/94 Oshinsky et al. 365/225
5,379,250 1/1/95 Harshfield 365/103
5,412,614 8/19/95 Bao 365/103

FOREIGN PATENT DOCUMENTS

WO 93/04006 3/19/93 WIPO HO11 45/00

OTHER PUBLICATIONS

I.S. Osborne et al., The Role of the a-Si:H Layer in Metal / a-Si:H / Metal Memory Structures, Mat. Res. Soc. Symp. Proc. vol. 259—1992 Materials Research Society, pp. 1169-1173.

Primary Examiner—Sam T. Dinh

Attorney, Agent, or Firm—Fitzpatrick, Yoder & Edwards

[37] ABSTRACT

A memory array using structure changing memory elements in a reverse biased diode array is disclosed. A memory cell is programmed and read by reverse biasing the diode to overcome the diode's breakdown voltage. The disclosed reverse biased diode array exhibits much less substrate current leakage than a similar forward biased diode array.

47 Claims, 3 Drawing Sheets








Fig 3




Copy image/selected area to clipboard



U.S. Patent Feb. 14, 1989 Sheet 2 of 3 4,805,148





Search

☐ Plurals

Default operator: ☒ Highlight all hit terms initially

6 and memory adj cell

 BRS form
  ISAR form
  Image
  Text
  HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R*
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20030086313 A1	20030508	25	Magnetic memory device using SOI substrate and method of	365/200		
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20030053332 A1	20030320	41	Three-dimensional memory array incorporating serial	365/185.03		
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20030048655 A1	20030313	8	Semiconductor memory cell with leakage current	365/149		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20030043643 A1	20030306	13	Memory device and method for selectable sub-array	365/189.12	365/220; 365/225.7	
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20030031067 A1	20030213	32	Method for making a three-dimensional memory	365/200		
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20030027378 A1	20030206	31	Method for programming a threedimensional memory	438/131		
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20030026121 A1	20030206	39	Vertically stacked field programmable nonvolatile	365/130		
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20030022420 A1	20030130	32	Three-dimensional memory array incorporating serial	438/131		
9	<input type="checkbox"/>	<input type="checkbox"/>	US 20030016553 A1	20030123	39	Vertically stacked field programmable nonvolatile	365/103		
10	<input type="checkbox"/>	<input type="checkbox"/>	US 20030003632 A1	20030102	26	Formation of antifuse structure in a three	438/131	257/530; 438/600	
11	<input type="checkbox"/>	<input type="checkbox"/>	US 20020163835 A1	20021107	15	CURRENT SOURCE COMPONENT WITH PROCESS TRACKING	365/185.18		

FileViewEditToolsWindowHelp

L2: (4008) 1 and

L3: (3381) 1 and

L4: (6074) 2 or 3

L5: (3381) 4 and

L6: (169) 4 and c

L7: (86) 6 and ne

Failed

Saved

Search

1 of 1

Browse

Queue

Clear

DBs: USPAT;USPGPUB;EPQ;JPO;DERWENT;IBM;TOB

Default operator: OR

6 and memory adj cell

BRG term

ISR term

Image

Text

HTML

☐ Plots

☒ Highlight all hit terms initially

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
12	<input type="checkbox"/>	<input type="checkbox"/>	US 20020141233 A1	20021003	30	Semiconductor memory device including memory cell	365/158		
13	<input type="checkbox"/>	<input type="checkbox"/>	US 20020140051 A1	20021003	19	Three-dimensional memory array and method of	257/530		
14	<input type="checkbox"/>	<input type="checkbox"/>	US 20020110021 A1	20020815	21	Non-volatile semiconductor memory device having	365/185.21		
15	<input type="checkbox"/>	<input type="checkbox"/>	US 20020106838 A1	20020808	26	Formation of antifuse structure in a three	438/131	257/209; 438/128	
16	<input type="checkbox"/>	<input type="checkbox"/>	US 20020088998 A1	20020711	19	THREE-DIMENSIONAL MEMORY ARRAY AND METHOD OF	257/202		
17	<input type="checkbox"/>	<input type="checkbox"/>	US 20020081851 A1	20020627	21	METHOD OF FORMING NONVOLATILE MEMORY DEVICE	438/690		
18	<input type="checkbox"/>	<input type="checkbox"/>	US 20020081782 A1	20020627	23	Contact and via structure and method of fabrication	438/131	438/637; 438/640	
19	<input type="checkbox"/>	<input type="checkbox"/>	US 20020081753 A1	20020627	12	Formation of arrays of microelectronic elements	438/3		
20	<input type="checkbox"/>	<input type="checkbox"/>	US 20020079553 A1	20020627	22	Contact and via structure and method of fabrication	257/530	257/774; 257/775;	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 20020075719 A1	20020620	14	Low-cost three-dimensional memory array	365/130		
22	<input type="checkbox"/>	<input type="checkbox"/>	US 20020050606 A1	20020502	57	SEMI-MONOLITHIC MEMORY WITH HIGH-DENSITY CELL	257/202	257/E27.075	

His

Details

HTML

Ready

NUM

Failed

சென்னை

Default operator: **OR**

6 and memory adj cell

☐ Fluids

☒ Highlight all hit terms initially

 [IRS form](#)
 [1041R form](#)
 [Image](#)
 [Text](#)
 [HTML](#)

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R.A.
23	<input type="checkbox"/>	<input type="checkbox"/>	US 20020028541 A1	20020307	151	Dense arrays and charge storage devices, and methods	438/149	257/E29.129; 257/E29.302;	
24	<input type="checkbox"/>	<input type="checkbox"/>	US 20020027793 A1	20020307	41	Vertically stacked field programmable nonvolatile	365/103	257/E27.073	
25	<input type="checkbox"/>	<input type="checkbox"/>	US 20020018355 A1	20020214	41	Vertically stacked field programmable nonvolatile	365/103	257/E27.073	
26	<input type="checkbox"/>	<input type="checkbox"/>	US 20010055838 A1	20011227	28	Nonvolatile memory on SOI and compound semiconductor	438/129		
27	<input type="checkbox"/>	<input type="checkbox"/>	US 20010048608 A1	20011206	21	Magnetic random access memory circuit	365/158		
28	<input type="checkbox"/>	<input type="checkbox"/>	US 20010010938 A1	20010802	15	Diode connected to a magnetic tunnel junction and	438/3	438/246; 438/248;	
29	<input type="checkbox"/>	<input type="checkbox"/>	US 6541312 B2	20030401	24	Formation of antifuse structure in a three	438/131	365/159; 365/175	
30	<input type="checkbox"/>	<input type="checkbox"/>	US 6534403 B2	20030318	21	Method of making a contact and via structure	438/666	438/625; 438/669;	
31	<input type="checkbox"/>	<input type="checkbox"/>	US 6515897 B1	20030204	16	Magnetic random access memory using a non-linear	365/173	365/145; 365/171	
32	<input type="checkbox"/>	<input type="checkbox"/>	US 6515888 B2	20030204	14	Low cost three-dimensional memory array	365/130	365/105; 365/113;	
33	<input type="checkbox"/>	<input type="checkbox"/>	US 6504761 B2	20030107	21	Non-volatile semiconductor memory device improved sense	365/185.21	365/189.07; 365/203	



